Matthew McClintock 9c6b47d53e p1014rdb: set ddr bus width properly depending on SVR
Currently, for NAND boot for the P1010/4RDB we hard code the DDR
configuration. We can still dynamically set the DDR bus width in
the nand spl so the P1010/4RDB boards can boot from the same
u-boot image

Signed-off-by: Matthew McClintock <msm@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-08-23 10:24:16 -05:00
..
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-10-04 11:15:02 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2011-02-02 22:36:10 +01:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-10-18 22:33:32 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-10-04 11:15:02 +02:00
2011-10-05 22:22:16 +02:00
2010-10-04 11:15:02 +02:00
2010-10-04 11:15:02 +02:00
2010-10-04 11:15:02 +02:00
2011-05-12 16:10:51 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2012-05-15 17:32:05 -05:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00