Benoît Thébaudeau ada02b8463 imx: mx6q DDR3 init: Fix SDE_to_RST
MMDC1_MDOR.SDE_to_RST should be set to 200 µs according to the JEDEC
specification for DDR3. With a cycle of 15.258 µs, this gives 14 cycles encoded
as 0x10 for the bit-field MMDC1_MDOR[13:8].

Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
2013-02-12 13:52:30 +01:00
..
2012-11-04 11:00:37 -07:00
2012-11-04 11:00:36 -07:00
2012-11-10 08:05:54 +01:00
2013-01-05 17:44:41 +01:00
2012-10-22 15:52:46 -05:00