Manikandan Muralidharan
7885969610
clk: at91: remove default values for PMC_PLL_ACR
...
Remove default values for PMC PLL Analog Control Register(ACR) as the
values are specific for each SoC and PLL, so load them from PLL
characteristics structure
Signed-off-by: Manikandan Muralidharan <manikandan.m@microchip.com>
Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com>
2025-10-17 12:33:46 +03:00
..
2024-07-29 15:01:04 -06:00
2025-10-17 12:33:46 +03:00
2025-08-06 08:41:14 +02:00
2022-12-08 18:06:27 +02:00
2025-10-05 20:26:30 +02:00
2025-06-18 12:20:25 -06:00
2023-05-31 14:05:34 -04:00
2025-04-23 09:50:52 +02:00
2024-03-13 12:40:43 -04:00
2024-07-29 15:01:04 -06:00
2025-06-14 09:11:10 -06:00
2024-07-26 01:28:09 +02:00
2024-07-29 15:01:04 -06:00
2023-05-15 14:08:45 -04:00
2025-06-11 09:42:55 +02:00
2024-05-20 13:35:03 -06:00
2024-08-15 16:14:36 -06:00
2025-10-10 10:26:47 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2023-12-21 08:54:37 -05:00
2025-04-22 11:47:39 +08:00
2025-09-18 17:20:39 +02:00
2024-10-11 11:44:48 -06:00
2025-10-03 16:55:18 -06:00
2025-06-18 08:05:04 -06:00
2022-11-28 10:25:17 -05:00
2023-04-07 14:21:37 +02:00
2023-11-07 14:50:52 -05:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2025-06-03 17:18:03 -06:00
2025-04-02 20:00:59 -06:00
2023-05-15 14:08:45 -04:00
2025-02-12 12:37:12 -06:00
2024-07-29 15:01:04 -06:00
2023-07-25 12:44:46 -04:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2023-01-18 19:04:17 -05:00