Masahisa Kojima f81aaa0b33 spi: synquacer: simplify tx completion checking
There is a TX-FIFO and Shift Register empty(TFES) status
bit in spi controller. This commit checks the TFES bit
to wait the TX transfer completes.

Signed-off-by: Masahisa Kojima <masahisa.kojima@linaro.org>
Signed-off-by: Satoru Okamoto <okamoto.satoru@socionext.com>
Acked-by: Jassi Brar <jaswinder.singh@linaro.org>
2022-06-10 13:37:32 -04:00
..
2022-04-25 09:25:00 +02:00
2022-05-02 09:58:13 -04:00
2022-03-28 12:36:49 -04:00
2021-10-05 08:50:15 -04:00
2022-03-30 13:02:55 -04:00
2022-01-13 07:57:49 -05:00
2022-04-28 09:26:44 -04:00
2022-01-13 07:57:49 -05:00
2022-06-08 13:59:52 -04:00
2022-05-20 12:36:48 +02:00
2022-06-08 14:00:22 -04:00
2022-05-02 09:58:13 -04:00
2022-05-03 21:39:22 +02:00
2022-06-06 12:09:12 -04:00
2021-10-01 21:08:18 -04:00
2021-10-31 08:46:44 -04:00