Bo Gan
e6b7aeef3d
riscv: dts: jh7110: Enable PLL node in SPL ...
Previously PLL node was missing from SPL dts. This caused BUS_ROOT
to stay on OSC clock (24Mhz). As a result, all peripherals have to
run at a much lower frequency, and loading from sdcard/emmc is slow.
Thus, enabling PLL node in dts to fix this.
Signed-off-by: Bo Gan <ganboing@gmail.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2024-03-12 14:36:13 +08:00
2023-02-17 19:07:48 +08:00
2023-02-17 19:07:48 +08:00
2023-02-14 09:43:26 -07:00
2023-12-06 16:05:39 +08:00
2024-01-31 16:52:45 +08:00
2024-01-31 16:52:45 +08:00
2024-01-31 16:52:45 +08:00
2023-02-14 09:43:26 -07:00
2020-06-04 09:44:09 +08:00
2020-06-04 09:44:08 +08:00
2024-03-12 14:36:13 +08:00
2022-09-06 13:00:41 +08:00
2021-05-31 16:35:54 +08:00
2023-02-14 09:43:26 -07:00
2020-06-04 09:44:09 +08:00
2023-02-14 09:43:26 -07:00
2022-09-06 13:00:41 +08:00
2024-03-12 14:36:13 +08:00
2023-07-12 13:21:40 +08:00
2024-01-31 16:52:53 +08:00
2024-03-12 14:36:13 +08:00
2024-01-31 16:52:53 +08:00
2022-03-15 17:43:11 +08:00
2023-02-14 09:43:26 -07:00
2024-01-31 16:52:45 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-02-14 09:43:26 -07:00
2021-12-23 10:24:39 -05:00
2021-12-23 10:24:39 -05:00
2023-10-22 01:12:26 +01:00
2023-10-22 01:12:26 +01:00
2023-07-12 13:21:41 +08:00
2023-07-12 13:21:41 +08:00
2023-07-12 13:21:41 +08:00
2023-12-27 17:29:02 +08:00
e6b7aeef3d