mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-08-17 12:46:59 +02:00
eff55c55c7
If available use the clock framework to set the tx clock rate of the zynq ethernet controller. Signed-off-by: Stefan Herbrechtsmeier <stefan.herbrechtsmeier@weidmueller.com> Reviewed-by: Joe Hershberger <joe.hershberger@ni.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
20 lines
380 B
C
20 lines
380 B
C
/*
|
|
* (C) Copyright 2014 - 2015 Xilinx, Inc.
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _ASM_ARCH_SYS_PROTO_H
|
|
#define _ASM_ARCH_SYS_PROTO_H
|
|
|
|
int zynq_slcr_get_mio_pin_status(const char *periph);
|
|
|
|
unsigned int zynqmp_get_silicon_version(void);
|
|
|
|
void psu_init(void);
|
|
|
|
void handoff_setup(void);
|
|
|
|
#endif /* _ASM_ARCH_SYS_PROTO_H */
|