mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-10-31 08:21:36 +01:00
02bb1fa09e
This driver can control up to 32 clocks. Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
33 lines
882 B
C
33 lines
882 B
C
/*
|
|
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
|
|
*
|
|
* Derived from linux/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_RESET_BCM63268_H
|
|
#define __DT_BINDINGS_RESET_BCM63268_H
|
|
|
|
#define BCM63268_RST_SPI 0
|
|
#define BCM63268_RST_IPSEC 1
|
|
#define BCM63268_RST_EPHY 2
|
|
#define BCM63268_RST_SAR 3
|
|
#define BCM63268_RST_ENETSW 4
|
|
#define BCM63268_RST_USBS 5
|
|
#define BCM63268_RST_USBH 6
|
|
#define BCM63268_RST_PCM 7
|
|
#define BCM63268_RST_PCIE_CORE 8
|
|
#define BCM63268_RST_PCIE 9
|
|
#define BCM63268_RST_PCIE_EXT 10
|
|
#define BCM63268_RST_WLAN_SHIM 11
|
|
#define BCM63268_RST_DDR_PHY 12
|
|
#define BCM63268_RST_FAP0 13
|
|
#define BCM63268_RST_WLAN_UBUS 14
|
|
#define BCM63268_RST_DECT 15
|
|
#define BCM63268_RST_FAP1 16
|
|
#define BCM63268_RST_PCIE_HARD 17
|
|
#define BCM63268_RST_GPHY 18
|
|
|
|
#endif /* __DT_BINDINGS_RESET_BCM63268_H */
|