mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-10-31 08:21:36 +01:00 
			
		
		
		
	Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
		
			
				
	
	
		
			133 lines
		
	
	
		
			3.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			133 lines
		
	
	
		
			3.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
 | |
|  *
 | |
|  * Copyright (C) 2008 Lyrtech <www.lyrtech.com>
 | |
|  * Copyright (C) 2008 Philip Balister, OpenSDR <philip@opensdr.com>
 | |
|  *
 | |
|  * Parts are shamelessly stolen from various TI sources, original copyright
 | |
|  * follows:
 | |
|  *
 | |
|  * Copyright (C) 2004 Texas Instruments.
 | |
|  *
 | |
|  * SPDX-License-Identifier:	GPL-2.0+
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <i2c.h>
 | |
| #include <asm/arch/hardware.h>
 | |
| #include <asm/arch/davinci_misc.h>
 | |
| 
 | |
| #define DAVINCI_A3CR     (0x01E00014)	/* EMIF-A CS3 config register. */
 | |
| #define DAVINCI_A3CR_VAL (0x3FFFFFFD)	/* EMIF-A CS3 value for FPGA. */
 | |
| 
 | |
| #define INTEGRITY_SYSCFG_OFFSET    0x7E8
 | |
| #define INTEGRITY_CHECKWORD_OFFSET 0x7F8
 | |
| #define INTEGRITY_CHECKWORD_VALUE  0x10ADBEEF
 | |
| 
 | |
| DECLARE_GLOBAL_DATA_PTR;
 | |
| 
 | |
| int board_init(void)
 | |
| {
 | |
| 	/* arch number of the board */
 | |
| 	gd->bd->bi_arch_number = MACH_TYPE_SFFSDR;
 | |
| 
 | |
| 	/* address of boot parameters */
 | |
| 	gd->bd->bi_boot_params = LINUX_BOOT_PARAM_ADDR;
 | |
| 
 | |
| 	davinci_errata_workarounds();
 | |
| 
 | |
| 	/* Power on required peripherals */
 | |
| 	lpsc_on(DAVINCI_LPSC_GPIO);
 | |
| 
 | |
| #if !defined(CONFIG_SYS_USE_DSPLINK)
 | |
| 	/* Powerup the DSP */
 | |
| 	dsp_on();
 | |
| #endif /* CONFIG_SYS_USE_DSPLINK */
 | |
| 
 | |
| 	davinci_enable_uart0();
 | |
| 	davinci_enable_emac();
 | |
| 	davinci_enable_i2c();
 | |
| 
 | |
| 	lpsc_on(DAVINCI_LPSC_TIMER1);
 | |
| 	timer_init();
 | |
| 
 | |
| 	return(0);
 | |
| }
 | |
| 
 | |
| /* Read ethernet MAC address from Integrity data structure inside EEPROM.
 | |
|  * Returns 1 if found, 0 otherwise.
 | |
|  */
 | |
| static int sffsdr_read_mac_address(uint8_t *buf)
 | |
| {
 | |
| 	u_int32_t value, mac[2], address;
 | |
| 
 | |
| 	/* Read Integrity data structure checkword. */
 | |
| 	if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, INTEGRITY_CHECKWORD_OFFSET,
 | |
| 		     CONFIG_SYS_I2C_EEPROM_ADDR_LEN, (uint8_t *) &value, 4))
 | |
| 		goto err;
 | |
| 	if (value != INTEGRITY_CHECKWORD_VALUE)
 | |
| 		return 0;
 | |
| 
 | |
| 	/* Read SYSCFG structure offset. */
 | |
| 	if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, INTEGRITY_SYSCFG_OFFSET,
 | |
| 		     CONFIG_SYS_I2C_EEPROM_ADDR_LEN, (uint8_t *) &value, 4))
 | |
| 		goto err;
 | |
| 	address = 0x800 + (int) value; /* Address of SYSCFG structure. */
 | |
| 
 | |
| 	/* Read NET CONFIG structure offset. */
 | |
| 	if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, address,
 | |
| 		     CONFIG_SYS_I2C_EEPROM_ADDR_LEN, (uint8_t *) &value, 4))
 | |
| 		goto err;
 | |
| 	address = 0x800 + (int) value; /* Address of NET CONFIG structure. */
 | |
| 	address += 12; /* Address of NET INTERFACE CONFIG structure. */
 | |
| 
 | |
| 	/* Read NET INTERFACE CONFIG 2 structure offset. */
 | |
| 	if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, address,
 | |
| 		     CONFIG_SYS_I2C_EEPROM_ADDR_LEN, (uint8_t *) &value, 4))
 | |
| 		goto err;
 | |
| 	address = 0x800 + 16 + (int) value;	/* Address of NET INTERFACE
 | |
| 						 * CONFIG 2 structure. */
 | |
| 
 | |
| 	/* Read MAC address. */
 | |
| 	if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, address,
 | |
| 		     CONFIG_SYS_I2C_EEPROM_ADDR_LEN, (uint8_t *) &mac[0], 8))
 | |
| 		goto err;
 | |
| 
 | |
| 	buf[0] = mac[0] >> 24;
 | |
| 	buf[1] = mac[0] >> 16;
 | |
| 	buf[2] = mac[0] >> 8;
 | |
| 	buf[3] = mac[0];
 | |
| 	buf[4] = mac[1] >> 24;
 | |
| 	buf[5] = mac[1] >> 16;
 | |
| 
 | |
| 	return 1; /* Found */
 | |
| 
 | |
| err:
 | |
| 	printf("Read from EEPROM @ 0x%02x failed\n", CONFIG_SYS_I2C_EEPROM_ADDR);
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| /* Platform dependent initialisation. */
 | |
| int misc_init_r(void)
 | |
| {
 | |
| 	uint8_t i2cbuf;
 | |
| 	uint8_t eeprom_enetaddr[6];
 | |
| 
 | |
| 	/* EMIF-A CS3 configuration for FPGA. */
 | |
| 	REG(DAVINCI_A3CR) = DAVINCI_A3CR_VAL;
 | |
| 
 | |
| 	/* Configure I2C switch (PCA9543) to enable channel 0. */
 | |
| 	i2cbuf = CONFIG_SYS_I2C_PCA9543_ENABLE_CH0;
 | |
| 	if (i2c_write(CONFIG_SYS_I2C_PCA9543_ADDR, 0,
 | |
| 		      CONFIG_SYS_I2C_PCA9543_ADDR_LEN, &i2cbuf, 1)) {
 | |
| 		printf("Write to MUX @ 0x%02x failed\n", CONFIG_SYS_I2C_PCA9543_ADDR);
 | |
| 		return 1;
 | |
| 	}
 | |
| 
 | |
| 	/* Read Ethernet MAC address from EEPROM if available. */
 | |
| 	if (sffsdr_read_mac_address(eeprom_enetaddr))
 | |
| 		davinci_sync_env_enetaddr(eeprom_enetaddr);
 | |
| 
 | |
| 	return(0);
 | |
| }
 |