mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-11-04 10:21:25 +01:00 
			
		
		
		
	Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
		
			
				
	
	
		
			169 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			169 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * (C) Copyright 2003
 | 
						|
 * Martin Winistoerfer, martinwinistoerfer@gmx.ch.
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
 | 
						|
/*
 | 
						|
 * File:		serial.c
 | 
						|
 *
 | 
						|
 * Discription:		Serial interface driver for SCI1 and SCI2.
 | 
						|
 *			Since this code will be called from ROM use
 | 
						|
 *			only non-static local variables.
 | 
						|
 *
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <watchdog.h>
 | 
						|
#include <command.h>
 | 
						|
#include <mpc5xx.h>
 | 
						|
#include <serial.h>
 | 
						|
#include <linux/compiler.h>
 | 
						|
 | 
						|
DECLARE_GLOBAL_DATA_PTR;
 | 
						|
 | 
						|
/*
 | 
						|
 * Local functions
 | 
						|
 */
 | 
						|
 | 
						|
static int ready_to_send(void)
 | 
						|
{
 | 
						|
	volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
 | 
						|
	volatile short status;
 | 
						|
 | 
						|
	do {
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
		status = immr->im_qsmcm.qsmcm_sc1sr;
 | 
						|
#else
 | 
						|
		status = immr->im_qsmcm.qsmcm_sc2sr;
 | 
						|
#endif
 | 
						|
 | 
						|
#if defined(CONFIG_WATCHDOG)
 | 
						|
		reset_5xx_watchdog (immr);
 | 
						|
#endif
 | 
						|
	} while ((status & SCI_TDRE) == 0);
 | 
						|
	return 1;
 | 
						|
 | 
						|
}
 | 
						|
 | 
						|
/*
 | 
						|
 * Minimal global serial functions needed to use one of the SCI modules.
 | 
						|
 */
 | 
						|
 | 
						|
static int mpc5xx_serial_init(void)
 | 
						|
{
 | 
						|
	volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
 | 
						|
 | 
						|
	serial_setbrg();
 | 
						|
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
	/* 10-Bit, 1 start bit, 8 data bit, no parity, 1 stop bit */
 | 
						|
	immr->im_qsmcm.qsmcm_scc1r1 = SCI_M_10;
 | 
						|
	immr->im_qsmcm.qsmcm_scc1r1 = SCI_TE | SCI_RE;
 | 
						|
#else
 | 
						|
	immr->im_qsmcm.qsmcm_scc2r1 = SCI_M_10;
 | 
						|
	immr->im_qsmcm.qsmcm_scc2r1 = SCI_TE | SCI_RE;
 | 
						|
#endif
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
static void mpc5xx_serial_putc(const char c)
 | 
						|
{
 | 
						|
	volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
 | 
						|
 | 
						|
	/* Test for completition */
 | 
						|
	if(ready_to_send()) {
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
		immr->im_qsmcm.qsmcm_sc1dr = (short)c;
 | 
						|
#else
 | 
						|
		immr->im_qsmcm.qsmcm_sc2dr = (short)c;
 | 
						|
#endif
 | 
						|
		if(c == '\n') {
 | 
						|
			if(ready_to_send());
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
			immr->im_qsmcm.qsmcm_sc1dr = (short)'\r';
 | 
						|
#else
 | 
						|
			immr->im_qsmcm.qsmcm_sc2dr = (short)'\r';
 | 
						|
#endif
 | 
						|
		}
 | 
						|
	}
 | 
						|
}
 | 
						|
 | 
						|
static int mpc5xx_serial_getc(void)
 | 
						|
{
 | 
						|
	volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
 | 
						|
	volatile short status;
 | 
						|
	unsigned char tmp;
 | 
						|
 | 
						|
	/* New data ? */
 | 
						|
	do {
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
		status = immr->im_qsmcm.qsmcm_sc1sr;
 | 
						|
#else
 | 
						|
		status = immr->im_qsmcm.qsmcm_sc2sr;
 | 
						|
#endif
 | 
						|
 | 
						|
#if defined(CONFIG_WATCHDOG)
 | 
						|
		reset_5xx_watchdog (immr);
 | 
						|
#endif
 | 
						|
	} while ((status & SCI_RDRF) == 0);
 | 
						|
 | 
						|
	/* Read data */
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
	tmp = (unsigned char)(immr->im_qsmcm.qsmcm_sc1dr & SCI_SCXDR_MK);
 | 
						|
#else
 | 
						|
	tmp = (unsigned char)( immr->im_qsmcm.qsmcm_sc2dr & SCI_SCXDR_MK);
 | 
						|
#endif
 | 
						|
	return	tmp;
 | 
						|
}
 | 
						|
 | 
						|
static int mpc5xx_serial_tstc(void)
 | 
						|
{
 | 
						|
	volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
 | 
						|
	short status;
 | 
						|
 | 
						|
	/* New data character ? */
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
	status = immr->im_qsmcm.qsmcm_sc1sr;
 | 
						|
#else
 | 
						|
	status = immr->im_qsmcm.qsmcm_sc2sr;
 | 
						|
#endif
 | 
						|
	return (status & SCI_RDRF);
 | 
						|
}
 | 
						|
 | 
						|
static void mpc5xx_serial_setbrg(void)
 | 
						|
{
 | 
						|
	volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
 | 
						|
	short scxbr;
 | 
						|
 | 
						|
	/* Set baudrate */
 | 
						|
	scxbr = (gd->cpu_clk / (32 * gd->baudrate));
 | 
						|
#if defined(CONFIG_5xx_CONS_SCI1)
 | 
						|
	immr->im_qsmcm.qsmcm_scc1r0 = (scxbr & SCI_SCXBR_MK);
 | 
						|
#else
 | 
						|
	immr->im_qsmcm.qsmcm_scc2r0 = (scxbr & SCI_SCXBR_MK);
 | 
						|
#endif
 | 
						|
}
 | 
						|
 | 
						|
static struct serial_device mpc5xx_serial_drv = {
 | 
						|
	.name	= "mpc5xx_serial",
 | 
						|
	.start	= mpc5xx_serial_init,
 | 
						|
	.stop	= NULL,
 | 
						|
	.setbrg	= mpc5xx_serial_setbrg,
 | 
						|
	.putc	= mpc5xx_serial_putc,
 | 
						|
	.puts	= default_serial_puts,
 | 
						|
	.getc	= mpc5xx_serial_getc,
 | 
						|
	.tstc	= mpc5xx_serial_tstc,
 | 
						|
};
 | 
						|
 | 
						|
void mpc5xx_serial_initialize(void)
 | 
						|
{
 | 
						|
	serial_register(&mpc5xx_serial_drv);
 | 
						|
}
 | 
						|
 | 
						|
__weak struct serial_device *default_serial_console(void)
 | 
						|
{
 | 
						|
	return &mpc5xx_serial_drv;
 | 
						|
}
 |