Stefan Agner f716bf11f3 imx: imx7d: fix ahb clock mux 1
The clock parent of the AHB root clock when using mux option 1
is the SYS PLL 270MHz clock. This is specified in  Table 5-11
Clock Root Table of the i.MX 7Dual Applications Processor
Reference Manual.

While it could be a documentation error, the 270MHz parent is
also mentioned in the boot ROM configuration in Table 6-28: The
clock is by default at 135MHz due to a POST_PODF value of 1
(=> divider of 2).

Signed-off-by: Stefan Agner <stefan@agner.ch>
2016-05-17 17:52:20 +02:00
..
2016-05-17 17:52:20 +02:00
2016-05-02 18:37:09 -04:00
2016-04-18 17:11:41 -04:00
2016-02-06 12:00:59 +01:00
2016-01-25 10:40:01 -05:00
2016-04-18 17:11:49 -04:00
2016-01-19 08:31:21 -05:00
2016-03-22 12:16:16 -04:00