Siva Durga Prasad Paladugu
1d405e207b
mmc: sdhci: Disable internal clock enable bit
...
Disable internal clock by clearing the internal
clock enable bit. This bit needs to be cleared too
when we stop the SDCLK for changing the frequency
divisor. This bit should be set to zero when the
device is not using the Host controller.
Signed-off-by: Siva Durga Prasad Paladugu <sivadur@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2016-07-22 14:03:50 +02:00
..
2016-03-14 15:34:50 -06:00
2014-03-24 12:58:56 +02:00
2015-11-03 14:21:31 +01:00
2016-03-27 09:12:21 -04:00
2014-10-03 17:26:49 +03:00
2014-03-24 12:58:56 +02:00
2016-07-11 14:06:44 -06:00
2016-07-12 14:29:10 +09:00
2016-01-13 21:05:18 -05:00
2016-06-28 12:08:53 -07:00
2014-03-24 12:58:56 +02:00
2013-12-08 14:23:05 +02:00
2016-01-27 13:58:58 +01:00
2015-11-12 15:59:00 -05:00
2016-07-16 09:43:12 -04:00
2015-05-05 12:29:36 +03:00
2016-07-11 14:06:44 -06:00
2016-07-11 14:06:44 -06:00
2016-07-11 14:06:44 -06:00
2016-07-11 14:06:44 -06:00
2016-03-14 19:18:42 -04:00
2016-05-17 09:54:43 -06:00
2016-07-11 14:06:44 -06:00
2016-07-11 14:06:44 -06:00
2016-07-11 14:06:44 -06:00
2015-10-21 02:25:02 +02:00
2015-05-05 12:29:36 +03:00
2014-03-24 12:58:56 +02:00
2016-03-14 15:34:50 -06:00
2016-06-09 13:53:09 -04:00
2016-04-25 15:10:42 -04:00
2016-05-17 09:54:43 -06:00
2015-08-24 20:30:37 +02:00
2016-07-14 20:40:24 -06:00
2015-09-11 17:15:20 -04:00
2015-05-05 12:29:36 +03:00
2015-11-02 10:38:14 +09:00
2016-07-11 14:06:44 -06:00
2016-07-22 14:03:50 +02:00
2016-01-19 08:31:21 -05:00
2016-01-19 08:31:21 -05:00
2016-02-06 12:00:59 +01:00
2016-05-17 09:54:43 -06:00
2013-07-24 09:44:38 -04:00
2016-07-15 15:54:56 +02:00
2016-05-31 11:22:59 -07:00
2016-06-19 17:05:55 -06:00
2016-05-17 09:54:43 -06:00