Rick Chen 42ac26f2b0 riscv: tools: Prelink u-boot
Add prelink-riscv to arrange .rela.dyn and .rela.got
in compile time. So that u-boot can be directly
executed without fixup.

Signed-off-by: Chih-Mao Chen <cmchen@andestech.com>
Signed-off-by: Rick Chen <rick@andestech.com>
Signed-off-by: Rick Chen <rickchen36@gmail.com>
Signed-off-by: Greentime Hu <green.hu@gmail.com>
2018-01-12 08:05:12 -05:00
..
2017-11-22 18:05:38 -07:00
2017-11-22 18:05:38 -07:00
2016-05-02 18:37:09 -04:00
2016-05-02 18:37:09 -04:00
2016-11-23 23:41:23 -08:00
2018-01-12 08:05:12 -05:00
2016-02-21 11:09:19 +01:00
2018-01-12 08:05:12 -05:00
2018-01-12 08:05:12 -05:00
2015-11-16 17:22:18 -05:00