Vasily Khoruzhick f0eb365e21 clk: rockchip: rk3568: add more supported clk rates for sdmmc and emmc
SDHCI driver may attempt to set 26MHz clock, but clk_rk3568
will return error in this case. Apparently, SDHCI silently ignores the
error and as a result eMMC initialization fails.

Add 25 MHz and 26 MHz clk rates for sdmmc and emmc on rk3568 to fix that.

Signed-off-by: Vasily Khoruzhick <anarsoul@gmail.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
2023-02-28 18:07:29 +08:00
..
2021-01-30 14:25:41 -07:00
2022-01-18 12:48:17 -05:00
2023-02-09 16:32:25 -05:00
2022-03-30 13:02:55 -04:00
2022-02-25 01:41:04 -05:00
2023-02-10 07:41:40 -05:00
2023-02-10 07:41:40 -05:00