mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-11-04 10:21:25 +01:00 
			
		
		
		
	Use available DM stm32f7_gpio.c and pinctrl_stm32.c drivers instead of board GPIO initialization. Remove stm32_gpio.c which is no more used and migrate structs stm32_gpio_regs and stm32_gpio_priv into arch-stm32f4/gpio.h to not break compilation. Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
		
			
				
	
	
		
			55 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			55 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * (C) Copyright 2011
 | 
						|
 * Yuri Tikhonov, Emcraft Systems, yur@emcraft.com
 | 
						|
 *
 | 
						|
 * (C) Copyright 2015
 | 
						|
 * Kamil Lulko, <kamil.lulko@gmail.com>
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef _MACH_STM32_H_
 | 
						|
#define _MACH_STM32_H_
 | 
						|
 | 
						|
/*
 | 
						|
 * Peripheral memory map
 | 
						|
 */
 | 
						|
#define STM32_SYSMEM_BASE	0x1FFF0000
 | 
						|
#define STM32_PERIPH_BASE	0x40000000
 | 
						|
#define STM32_APB1PERIPH_BASE	(STM32_PERIPH_BASE + 0x00000000)
 | 
						|
#define STM32_APB2PERIPH_BASE	(STM32_PERIPH_BASE + 0x00010000)
 | 
						|
#define STM32_AHB1PERIPH_BASE	(STM32_PERIPH_BASE + 0x00020000)
 | 
						|
#define STM32_AHB2PERIPH_BASE	(STM32_PERIPH_BASE + 0x10000000)
 | 
						|
 | 
						|
#define STM32_BUS_MASK		0xFFFF0000
 | 
						|
 | 
						|
/*
 | 
						|
 * Register maps
 | 
						|
 */
 | 
						|
struct stm32_u_id_regs {
 | 
						|
	u32 u_id_low;
 | 
						|
	u32 u_id_mid;
 | 
						|
	u32 u_id_high;
 | 
						|
};
 | 
						|
 | 
						|
/*
 | 
						|
 * Registers access macros
 | 
						|
 */
 | 
						|
#define STM32_U_ID_BASE		(STM32_SYSMEM_BASE + 0x7A10)
 | 
						|
#define STM32_U_ID		((struct stm32_u_id_regs *)STM32_U_ID_BASE)
 | 
						|
 | 
						|
#define STM32_RCC_BASE		(STM32_AHB1PERIPH_BASE + 0x3800)
 | 
						|
#define STM32_RCC		((struct stm32_rcc_regs *)STM32_RCC_BASE)
 | 
						|
 | 
						|
#define FLASH_CNTL_BASE		(STM32_AHB1PERIPH_BASE + 0x3C00)
 | 
						|
 | 
						|
static const u32 sect_sz_kb[CONFIG_SYS_MAX_FLASH_SECT] = {
 | 
						|
	[0 ... 3] =	16 * 1024,
 | 
						|
	[4] =		64 * 1024,
 | 
						|
	[5 ... 11] =	128 * 1024
 | 
						|
};
 | 
						|
 | 
						|
void stm32_flash_latency_cfg(int latency);
 | 
						|
 | 
						|
#endif /* _MACH_STM32_H_ */
 |