mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-09-17 20:01:55 +02:00
d678a59d2d
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"' I failed to notice that b4 noticed it was based on next and so took that as the base commit and merged that part of next to master. This reverts commit c8ffd1356d42223cbb8c86280a083cc3c93e6426, reversing changes made to 2ee6f3a5f7550de3599faef9704e166e5dcace35. Reported-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Tom Rini <trini@konsulko.com>
63 lines
1.5 KiB
C
63 lines
1.5 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2016-2018 Intel Corporation <www.intel.com>
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/clock_manager.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/handoff_soc64.h>
|
|
#include <asm/arch/system_manager.h>
|
|
|
|
const struct cm_config * const cm_get_default_config(void)
|
|
{
|
|
#ifdef CONFIG_SPL_BUILD
|
|
struct cm_config *cm_handoff_cfg = (struct cm_config *)
|
|
(SOC64_HANDOFF_CLOCK + SOC64_HANDOFF_OFFSET_DATA);
|
|
u32 *conversion = (u32 *)cm_handoff_cfg;
|
|
u32 i;
|
|
u32 handoff_clk = readl(SOC64_HANDOFF_CLOCK);
|
|
|
|
if (swab32(handoff_clk) == SOC64_HANDOFF_MAGIC_CLOCK) {
|
|
writel(swab32(handoff_clk), SOC64_HANDOFF_CLOCK);
|
|
for (i = 0; i < (sizeof(*cm_handoff_cfg) / sizeof(u32)); i++)
|
|
conversion[i] = swab32(conversion[i]);
|
|
return cm_handoff_cfg;
|
|
} else if (handoff_clk == SOC64_HANDOFF_MAGIC_CLOCK) {
|
|
return cm_handoff_cfg;
|
|
}
|
|
#endif
|
|
return NULL;
|
|
}
|
|
|
|
const unsigned int cm_get_osc_clk_hz(void)
|
|
{
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
u32 clock = readl(SOC64_HANDOFF_CLOCK_OSC);
|
|
|
|
writel(clock,
|
|
socfpga_get_sysmgr_addr() + SYSMGR_SOC64_BOOT_SCRATCH_COLD1);
|
|
#endif
|
|
return readl(socfpga_get_sysmgr_addr() +
|
|
SYSMGR_SOC64_BOOT_SCRATCH_COLD1);
|
|
}
|
|
|
|
const unsigned int cm_get_intosc_clk_hz(void)
|
|
{
|
|
return CLKMGR_INTOSC_HZ;
|
|
}
|
|
|
|
const unsigned int cm_get_fpga_clk_hz(void)
|
|
{
|
|
#ifdef CONFIG_SPL_BUILD
|
|
u32 clock = readl(SOC64_HANDOFF_CLOCK_FPGA);
|
|
|
|
writel(clock,
|
|
socfpga_get_sysmgr_addr() + SYSMGR_SOC64_BOOT_SCRATCH_COLD2);
|
|
#endif
|
|
return readl(socfpga_get_sysmgr_addr() +
|
|
SYSMGR_SOC64_BOOT_SCRATCH_COLD2);
|
|
}
|