Dave Liu
ec145e87b8
fsl-ddr: Fix the turnaround timing for TIMING_CFG_4
...
Read-to-read/Write-to-write turnaround for same chip select
of DDR3 memory, BL/2+2 cycles is enough for them at BC4 and
OTF case, BL/2 cycles is enough for fixed BL8.
Cutting down the turnaround from BL/2+4 to BL/2+2 or BL/2
will improve the memory performance.
Signed-off-by: Dave Liu <daveliu@freescale.com>
2010-04-07 00:07:23 -05:00
..
2010-02-08 22:05:42 +01:00
2009-12-05 01:08:53 +01:00
2010-03-22 11:58:28 -05:00
2009-12-05 01:08:53 +01:00
2010-03-21 22:22:53 +01:00
2009-09-04 22:15:53 +02:00
2009-12-05 01:08:53 +01:00
2009-12-05 01:08:53 +01:00
2010-03-12 23:06:04 +01:00
2009-09-04 22:15:53 +02:00
2009-12-05 01:08:53 +01:00
2010-01-17 20:36:09 -05:00
2009-12-05 01:08:53 +01:00
2009-12-05 01:08:53 +01:00
2008-12-06 23:36:43 +01:00
2008-12-06 23:36:43 +01:00
2009-12-05 01:08:53 +01:00
2010-03-24 11:09:37 -05:00
2010-03-24 11:09:37 -05:00
2010-03-24 11:09:37 -05:00
2010-03-24 11:09:37 -05:00
2010-03-24 11:09:37 -05:00
2010-03-24 11:09:37 -05:00
2009-01-23 10:40:00 +01:00
2009-05-16 09:20:03 +09:00
2010-02-08 22:05:42 +01:00
2010-03-21 22:44:42 +01:00
2010-02-08 22:05:42 +01:00
2010-04-07 00:07:23 -05:00
2010-02-18 18:25:09 -06:00
2010-03-30 10:48:30 -05:00
2010-03-30 10:50:22 -05:00
2010-03-21 22:22:53 +01:00
2010-03-12 22:10:31 +01:00
2010-02-08 22:05:42 +01:00
2010-02-08 22:05:42 +01:00
2009-06-12 20:47:16 +02:00
2010-03-21 22:44:42 +01:00
2010-03-30 13:05:05 +02:00
2009-12-05 01:08:53 +01:00
2009-12-05 01:08:53 +01:00
2009-12-05 01:08:53 +01:00
2009-07-08 11:43:15 +09:00
2009-07-08 11:43:15 +09:00
2009-07-08 11:43:15 +09:00