Zhichun Hua 21a257b9b3 armv8: Fix TCR macros for shareability attribute
For ARMv8, outer shareable is 0b10, inner shareable is 0b11 at bit
position [13:12] of TCR_ELx register.

Signed-off-by: Zhichun Hua <zhichun.hua@freescale.com>
Signed-off-by: York Sun <yorksun@freescale.com>
2015-07-20 11:44:40 -07:00
..
2015-02-25 07:59:50 +01:00
2015-05-28 08:18:24 -04:00
2015-04-29 11:19:04 +02:00
2015-04-22 12:14:55 -04:00
2014-07-04 19:57:22 +02:00
2015-03-27 16:28:58 +01:00
2015-06-15 10:57:26 -04:00
2014-04-08 00:15:12 +02:00
2015-04-16 11:27:15 +02:00
2014-01-09 16:08:44 +01:00