Nishanth Menon 3eb80d10c7 ARM: DRA7: DDR: Enable SR in Power Management Control
If EMIF is idle for certain amount of DDR cycles, EMIF will put the
DDR in self refresh mode to save power if EMIF_PWR_MGMT_CTRL register
is programmed. And also before entering suspend-resume ddr needs to
be put in self-refresh. Linux kernel does not program this register
before entering suspend and relies on u-boot setting.
So configuring it in u-boot.

Signed-off-by: Nishanth Menon <nm@ti.com>
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Tested-by: Tom Rini <trini@konsulko.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
2016-03-15 21:30:19 -04:00
..
2016-03-15 15:12:53 -04:00
2015-02-25 07:59:50 +01:00
2015-09-16 16:10:22 -07:00
2016-03-15 15:13:10 -04:00
2015-12-05 18:22:32 -05:00
2015-04-16 11:27:15 +02:00
2016-02-14 16:36:13 +09:00
2016-03-15 15:13:10 -04:00
2015-09-28 10:48:24 -04:00