Tom Rini 77ff61a5bb Xilinx changes for v2024.04-rc3
zynqmp:
 - Cover missing _SE chip variants to fix fpga programming
 
 versal:
 - Enable LTO for mini configurations
 
 versal-net:
 - Enable LTO for mini configurations
 - Fix GIC address to aligned with real silicon
 
 xilinx:
 - DTs cleanup and fixups
 - Enable HTTP boot
 - Add missing spl header to zynqmp.c
 -----BEGIN PGP SIGNATURE-----
 
 iF0EABECAB0WIQQbPNTMvXmYlBPRwx7KSWXLKUoMIQUCZcyqxwAKCRDKSWXLKUoM
 IXo5AKCYU+lvVB/v9kUHBr9ASBAfORS1rACfeiafXs21tKo1a2dxvMLVTylXIco=
 =Axdf
 -----END PGP SIGNATURE-----

Merge tag 'xilinx-for-v2024.04-rc3' of https://source.denx.de/u-boot/custodians/u-boot-microblaze

Xilinx changes for v2024.04-rc3

zynqmp:
- Cover missing _SE chip variants to fix fpga programming

versal:
- Enable LTO for mini configurations

versal-net:
- Enable LTO for mini configurations
- Fix GIC address to aligned with real silicon

xilinx:
- DTs cleanup and fixups
- Enable HTTP boot
- Add missing spl header to zynqmp.c
2024-02-14 15:23:10 -05:00
..
2023-08-17 12:29:21 -04:00
2023-12-21 08:54:37 -05:00
2023-12-21 08:54:37 -05:00
2024-01-17 09:03:43 +01:00
2023-12-19 21:24:30 +02:00
2024-01-29 22:35:02 -05:00
2024-01-29 22:35:02 -05:00
2024-01-19 14:38:59 +01:00
2024-01-29 22:35:02 -05:00
2023-03-15 01:38:19 +01:00
2023-12-21 08:54:37 -05:00