mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-09-20 13:21:32 +02:00
d678a59d2d
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"' I failed to notice that b4 noticed it was based on next and so took that as the base commit and merged that part of next to master. This reverts commit c8ffd1356d42223cbb8c86280a083cc3c93e6426, reversing changes made to 2ee6f3a5f7550de3599faef9704e166e5dcace35. Reported-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Tom Rini <trini@konsulko.com>
126 lines
3.0 KiB
C
126 lines
3.0 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2009-2011 Freescale Semiconductor, Inc.
|
|
* Andy Fleming <afleming@gmail.com>
|
|
* Some part is taken from tsec.c
|
|
*/
|
|
#include <common.h>
|
|
#include <miiphy.h>
|
|
#include <phy.h>
|
|
#include <asm/io.h>
|
|
#include <fsl_tgec.h>
|
|
#include <fm_eth.h>
|
|
|
|
/*
|
|
* Write value to the PHY for this device to the register at regnum, waiting
|
|
* until the write is done before it returns. All PHY configuration has to be
|
|
* done through the TSEC1 MIIM regs
|
|
*/
|
|
static int tgec_mdio_write(struct mii_dev *bus, int port_addr, int dev_addr,
|
|
int regnum, u16 value)
|
|
{
|
|
u32 mdio_ctl;
|
|
u32 stat_val;
|
|
struct tgec_mdio_controller *regs = bus->priv;
|
|
|
|
if (dev_addr == MDIO_DEVAD_NONE)
|
|
return 0;
|
|
|
|
/* Wait till the bus is free */
|
|
stat_val = MDIO_STAT_CLKDIV(100);
|
|
out_be32(®s->mdio_stat, stat_val);
|
|
while ((in_be32(®s->mdio_stat)) & MDIO_STAT_BSY)
|
|
;
|
|
|
|
/* Set the port and dev addr */
|
|
mdio_ctl = MDIO_CTL_PORT_ADDR(port_addr) | MDIO_CTL_DEV_ADDR(dev_addr);
|
|
out_be32(®s->mdio_ctl, mdio_ctl);
|
|
|
|
/* Set the register address */
|
|
out_be32(®s->mdio_addr, regnum & 0xffff);
|
|
|
|
/* Wait till the bus is free */
|
|
while ((in_be32(®s->mdio_stat)) & MDIO_STAT_BSY)
|
|
;
|
|
|
|
/* Write the value to the register */
|
|
out_be32(®s->mdio_data, MDIO_DATA(value));
|
|
|
|
/* Wait till the MDIO write is complete */
|
|
while ((in_be32(®s->mdio_data)) & MDIO_DATA_BSY)
|
|
;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Reads from register regnum in the PHY for device dev, returning the value.
|
|
* Clears miimcom first. All PHY configuration has to be done through the
|
|
* TSEC1 MIIM regs
|
|
*/
|
|
static int tgec_mdio_read(struct mii_dev *bus, int port_addr, int dev_addr,
|
|
int regnum)
|
|
{
|
|
u32 mdio_ctl;
|
|
u32 stat_val;
|
|
struct tgec_mdio_controller *regs = bus->priv;
|
|
|
|
if (dev_addr == MDIO_DEVAD_NONE)
|
|
return 0xffff;
|
|
|
|
stat_val = MDIO_STAT_CLKDIV(100);
|
|
out_be32(®s->mdio_stat, stat_val);
|
|
/* Wait till the bus is free */
|
|
while ((in_be32(®s->mdio_stat)) & MDIO_STAT_BSY)
|
|
;
|
|
|
|
/* Set the Port and Device Addrs */
|
|
mdio_ctl = MDIO_CTL_PORT_ADDR(port_addr) | MDIO_CTL_DEV_ADDR(dev_addr);
|
|
out_be32(®s->mdio_ctl, mdio_ctl);
|
|
|
|
/* Set the register address */
|
|
out_be32(®s->mdio_addr, regnum & 0xffff);
|
|
|
|
/* Wait till the bus is free */
|
|
while ((in_be32(®s->mdio_stat)) & MDIO_STAT_BSY)
|
|
;
|
|
|
|
/* Initiate the read */
|
|
mdio_ctl |= MDIO_CTL_READ;
|
|
out_be32(®s->mdio_ctl, mdio_ctl);
|
|
|
|
/* Wait till the MDIO write is complete */
|
|
while ((in_be32(®s->mdio_data)) & MDIO_DATA_BSY)
|
|
;
|
|
|
|
/* Return all Fs if nothing was there */
|
|
if (in_be32(®s->mdio_stat) & MDIO_STAT_RD_ER)
|
|
return 0xffff;
|
|
|
|
return in_be32(®s->mdio_data) & 0xffff;
|
|
}
|
|
|
|
static int tgec_mdio_reset(struct mii_dev *bus)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int fm_tgec_mdio_init(struct bd_info *bis, struct tgec_mdio_info *info)
|
|
{
|
|
struct mii_dev *bus = mdio_alloc();
|
|
|
|
if (!bus) {
|
|
printf("Failed to allocate FM TGEC MDIO bus\n");
|
|
return -1;
|
|
}
|
|
|
|
bus->read = tgec_mdio_read;
|
|
bus->write = tgec_mdio_write;
|
|
bus->reset = tgec_mdio_reset;
|
|
strcpy(bus->name, info->name);
|
|
|
|
bus->priv = info->regs;
|
|
|
|
return mdio_register(bus);
|
|
}
|