mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-10-31 00:11:51 +01:00 
			
		
		
		
	Mark pinctrl_wdog as u-boot,dm-spl to clean up board code, The set_wdog_reset() function is not necessary as this is handled by the imx_watchdog.c driver due to the 'fsl,ext-reset-output' property being set. Signed-off-by: Peng Fan <peng.fan@nxp.com>
		
			
				
	
	
		
			78 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			78 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| // SPDX-License-Identifier: GPL-2.0+
 | |
| /*
 | |
|  * Copyright 2019 NXP
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <env.h>
 | |
| #include <errno.h>
 | |
| #include <init.h>
 | |
| #include <miiphy.h>
 | |
| #include <netdev.h>
 | |
| #include <linux/delay.h>
 | |
| #include <asm/global_data.h>
 | |
| #include <asm/mach-imx/iomux-v3.h>
 | |
| #include <asm-generic/gpio.h>
 | |
| #include <asm/arch/imx8mp_pins.h>
 | |
| #include <asm/arch/clock.h>
 | |
| #include <asm/arch/sys_proto.h>
 | |
| #include <asm/mach-imx/gpio.h>
 | |
| 
 | |
| DECLARE_GLOBAL_DATA_PTR;
 | |
| 
 | |
| static void setup_fec(void)
 | |
| {
 | |
| 	struct iomuxc_gpr_base_regs *gpr =
 | |
| 		(struct iomuxc_gpr_base_regs *)IOMUXC_GPR_BASE_ADDR;
 | |
| 
 | |
| 	/* Enable RGMII TX clk output */
 | |
| 	setbits_le32(&gpr->gpr[1], BIT(22));
 | |
| }
 | |
| 
 | |
| static int setup_eqos(void)
 | |
| {
 | |
| 	struct iomuxc_gpr_base_regs *gpr =
 | |
| 		(struct iomuxc_gpr_base_regs *)IOMUXC_GPR_BASE_ADDR;
 | |
| 
 | |
| 	/* set INTF as RGMII, enable RGMII TXC clock */
 | |
| 	clrsetbits_le32(&gpr->gpr[1],
 | |
| 			IOMUXC_GPR_GPR1_GPR_ENET_QOS_INTF_SEL_MASK, BIT(16));
 | |
| 	setbits_le32(&gpr->gpr[1], BIT(19) | BIT(21));
 | |
| 
 | |
| 	return set_clk_eqos(ENET_125MHZ);
 | |
| }
 | |
| 
 | |
| #if CONFIG_IS_ENABLED(NET)
 | |
| int board_phy_config(struct phy_device *phydev)
 | |
| {
 | |
| 	if (phydev->drv->config)
 | |
| 		phydev->drv->config(phydev);
 | |
| 	return 0;
 | |
| }
 | |
| #endif
 | |
| 
 | |
| int board_init(void)
 | |
| {
 | |
| 	int ret = 0;
 | |
| 
 | |
| 	if (CONFIG_IS_ENABLED(FEC_MXC)) {
 | |
| 		setup_fec();
 | |
| 	}
 | |
| 
 | |
| 	if (CONFIG_IS_ENABLED(DWC_ETH_QOS)) {
 | |
| 		ret = setup_eqos();
 | |
| 	}
 | |
| 
 | |
| 	return ret;
 | |
| }
 | |
| 
 | |
| int board_late_init(void)
 | |
| {
 | |
| #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
 | |
| 	env_set("board_name", "EVK");
 | |
| 	env_set("board_rev", "iMX8MP");
 | |
| #endif
 | |
| 
 | |
| 	return 0;
 | |
| }
 |