Parthiban Nallathambi d8d33b6d4d imx: Add variscite DART-6UL Evaluation Kit
Port for the DART-6UL Evaluation Kit SBC. Based on the variscite
DART-6UL iMX6ULL SoM.

CPU:   Freescale i.MX6ULL rev1.1 900 MHz (running at 396 MHz)
CPU:   Commercial temperature grade (0C to 95C) at 43C
Reset cause: POR
Model: Variscite DART-6UL Evaluation Kit
Board: Variscite DART-6UL Evaluation Kit
DRAM:  512 MiB
MMC:   FSL_SDHC: 0, FSL_SDHC: 1
In:    serial@02020000
Out:   serial@02020000
Err:   serial@02020000
Net:   FEC0

Working:
 - Eth0
 - i2c
 - MMC/SD
 - eMMC
 - USB host
 - UART 1

Note: LCDIF porting needs DM_VIDEO
https://lists.denx.de/pipermail/u-boot/2019-April/365506.html

Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>
2019-04-25 19:16:24 +02:00
..
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2019-04-22 18:13:24 -04:00
2019-04-23 17:57:22 -04:00
2018-08-06 11:24:45 +09:00
2018-02-04 12:00:58 +01:00
2018-02-04 12:00:58 +01:00
2019-04-25 19:16:24 +02:00
2018-09-04 08:47:23 +02:00
2018-09-04 08:47:23 +02:00
2018-11-16 16:51:59 -05:00
2019-02-19 16:58:23 -05:00
2018-07-09 15:25:35 -04:00
2017-03-14 20:40:21 -04:00
2019-04-17 14:34:45 +05:30
2018-11-13 22:06:08 +05:30
2017-04-21 09:23:27 +02:00
2018-09-10 20:48:18 -04:00