Pali Rohár 1d7ad68559 arm: a37xx: pci: Handle propagation of CRSSVE bit from PCIe Root Port
Now that PCI Bridge (PCIe Root Port) for Aardvark is emulated in U-Boot,
add support for handling and propagation of CRSSVE bit.

When CRSSVE bit is unset (default), driver has to reissue config
read/write request on CRS response.

CRSSVE bit is supported only when CRSVIS bit is provided in read-only
Root Capabilities register. So manually inject this CRSVIS bit into read
response for that register.

Signed-off-by: Pali Rohár <pali@kernel.org>
Reviewed-by: Marek Behún <marek.behun@nic.cz>
Reviewed-by: Stefan Roese <sr@denx.de>
2021-10-08 08:37:55 +02:00
..
2021-09-30 11:29:41 -04:00
2021-06-17 09:40:57 +08:00
2021-09-30 11:29:41 -04:00
2021-09-28 18:50:56 +03:00
2021-09-16 10:29:40 -04:00
2021-09-13 18:23:13 -04:00
2021-01-15 14:36:12 -05:00
2021-01-25 21:52:00 +00:00
2021-01-25 21:52:00 +00:00
2021-07-21 10:27:35 -06:00
2021-01-12 10:58:04 +05:30
2021-09-25 09:46:15 -06:00
2020-12-26 12:37:28 +01:00
2021-07-23 13:36:20 -04:00
2021-01-30 14:25:42 -07:00
2021-06-18 10:09:41 +02:00
2020-08-03 22:19:54 -04:00
2021-04-16 17:32:34 -04:00
2021-07-07 19:52:22 -04:00
2021-04-10 08:04:42 -04:00
2020-10-30 10:56:11 -04:00
2021-08-30 14:13:28 -04:00
2021-08-06 08:26:48 -04:00
2021-09-25 09:46:15 -06:00
2021-06-23 08:45:03 -04:00
2021-08-30 14:13:28 -04:00
2021-09-28 12:03:20 -04:00
2020-07-17 10:47:19 -04:00
2021-07-07 19:52:24 -04:00
2021-04-12 17:44:55 -04:00
2020-07-09 06:02:44 +02:00
2020-09-30 11:55:23 -04:00
2021-09-30 08:08:56 -04:00
2021-03-27 15:04:31 +13:00
2021-01-05 16:20:26 -05:00
2021-10-05 08:44:48 -04:00
2020-08-03 22:19:54 -04:00
2021-01-27 17:03:16 -05:00
2021-01-15 14:36:12 -05:00