Ravi Babu 6b1c14bb67 board: ti: DRA72: revC evm: Update sdram timing configuration for SR2.0
DDR configuration has changes from SR1.1 based Rev-A/B version of evm
to the SR2.0 based Rev C of the EVM. Rev C evm now uses the higher
density MT41K512M8RH-125-AAT:E (IT) which is of size 2GB.

Update the DDR configuration based on data from EMIF configuration
tool 1.1.1. NOTE: we use eeprom information (ram_size) to update the
configuration.

Tested-by: Vishal Mahaveer <vishalm@ti.com>
Signed-off-by: Ravi Babu <ravibabu@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
2016-03-27 09:12:14 -04:00
..
2016-03-15 15:13:04 -04:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2015-09-11 17:12:57 -04:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2015-11-12 17:38:08 +01:00
2015-09-11 14:59:16 -04:00
2016-02-06 12:00:59 +01:00
2015-09-07 13:41:04 +02:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-20 21:40:02 +01:00
2016-03-22 12:16:16 -04:00
2016-02-06 12:00:59 +01:00
2016-01-25 10:40:00 -05:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-01-19 08:31:21 -05:00