Yangbo Lu e477f4bdd4 armv8/fsl-lsch2: fix sdhc clock frequency value
The eSDHC could select to use platform clock or peripheral clock to
generate SD clock. The default selection is platform clock. So, fix
the clock frequency value that's calculated for eSDHC.

Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2016-03-21 12:42:14 -07:00
..
2016-03-21 12:42:10 -07:00
2014-01-09 16:08:44 +01:00
2016-03-15 21:30:10 -04:00
2016-02-06 12:00:59 +01:00
2015-03-24 10:50:50 -04:00
2016-03-15 18:03:10 -04:00