Stefan Mätje a6e562fe36 Fix wrong QSPI clock calculation for AM4372
On AM4372 the SPI_GCLK input gets its clock from the PRCM module which
divides the PER_CLKOUTM2 frequency (192MHz) by a fixed factor of 4.
See AM437x Reference Manual in section 27 QSPI >> 27.2 Integration.

The QSPI_FCLK therefore needs to take this factor into account and
becomes (192000000 / 4).

Signed-off-by: Stefan Mätje <stefan.maetje@esd.eu>
2022-01-16 08:31:03 -05:00
..
2020-06-11 15:14:04 +05:30
2021-09-13 18:23:13 -04:00
2020-12-18 20:32:21 -07:00
2021-09-25 09:46:15 -06:00
2021-06-25 20:59:45 +05:30
2021-02-23 10:45:55 -05:00
2021-02-23 10:45:55 -05:00