Patrick Delaunay e74b74c528 dts: stm32mp1: clock tree update
- Add st,digbypass on clk_hse node (needed for board rev.C)
- MLAHB/AHB max frequency increased from 200 to 209MHz, with:
  - PLL3P set to 208.8MHz for MCU sub-system
  - PLL3Q set to 24.57MHz for 48kHz SAI/SPI2S
  - PLL3R set to 11.29MHz for 44.1kHz SAI/SPI2S
  - PLL4P set to 99MHz for SDMMC and SPDIFRX
  - PLL4Q set to 74.25MHz for EVAL board

Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
2019-02-09 07:50:57 -05:00
..
2016-11-28 20:09:48 -05:00
2018-06-27 09:07:55 +02:00
2018-02-04 12:00:58 +01:00
2017-03-14 20:40:21 -04:00
2017-03-14 20:40:21 -04:00
2017-04-21 09:23:27 +02:00