Quentin Schulz 23b71addf9 rockchip: clk: add watchdog clock to px30_clk_enable
Add the PCLK_WDT_NS clock to px30_clk_enable so that the watchdog driver
can probe since it wants to enable this clock.

Cc: Quentin Schulz <foss+uboot@0leil.net>
Signed-off-by: Quentin Schulz <quentin.schulz@theobroma-systems.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
2023-01-16 18:01:10 +08:00
..
2021-01-30 14:25:41 -07:00
2022-01-18 12:48:17 -05:00
2022-01-13 07:57:49 -05:00
2022-10-20 15:22:30 +08:00
2022-03-30 13:02:55 -04:00
2022-02-25 01:41:04 -05:00