Rayagonda Kokatanur c8b98482d8 board: ns3: define ddr memory layout
Add both DRAM banks memory information and
the corresponding MMU page table mappings.

Signed-off-by: Bharat Kumar Reddy Gooty <bharat.gooty@broadcom.com>
Signed-off-by: Rayagonda Kokatanur <rayagonda.kokatanur@broadcom.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
2020-07-29 10:37:11 -04:00
..
2019-10-11 10:09:16 -04:00
2020-01-23 07:29:58 -05:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2020-01-07 10:26:56 +01:00
2019-11-05 10:27:18 +01:00
2019-11-05 10:27:18 +01:00
2020-01-08 13:20:09 +01:00
2019-11-03 17:04:16 +01:00
2020-03-26 22:58:46 +08:00
2019-10-24 13:01:57 +03:00