Abdellatif El Khlifi d998735179 arm64: smccc: add support for SMCCCv1.2 x0-x17 registers
add support for x0-x17 registers used by the SMC calls

In SMCCC v1.2 [1] arguments are passed in registers x1-x17.
Results are returned in x0-x17.

This work is inspired from the following kernel commit:

arm64: smccc: Add support for SMCCCv1.2 extended input/output registers

[1]: https://documentation-service.arm.com/static/5f8edaeff86e16515cdbe4c6?token=

Signed-off-by: Abdellatif El Khlifi <abdellatif.elkhlifi@arm.com>
Reviewed-by: Ilias Apalodimas <ilias.apalodimas@linaro.org>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
Reviewed-by: Simon Glass <sjg@chromium.org>
Cc: Tom Rini <trini@konsulko.com>
2023-08-08 10:22:03 -04:00
..
2023-03-06 17:03:55 -05:00
2023-04-25 15:31:27 -04:00
2023-03-06 17:03:55 -05:00
2022-04-01 16:56:53 -04:00
2023-01-31 15:46:39 +01:00
2023-01-18 11:49:13 -07:00
2023-06-12 13:24:31 +02:00
2023-02-07 14:33:49 -05:00
2023-01-31 15:46:39 +01:00