Andy Yan afe18f205e rockchip: px5: enable spl-fifo-mode for emmc for px5-evb
We need load some parts of ATF to sram, but rockchip
dwmmc controllers can't do dma to non-ddr addresses
space, so set the mmc controller into fifo mode in spl.

Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
2019-12-05 23:53:07 +08:00
..
2019-10-11 10:09:16 -04:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-06-11 13:41:24 -04:00
2019-04-25 19:21:00 +02:00
2019-11-05 10:27:18 +01:00
2019-11-05 10:27:18 +01:00
2019-11-03 17:04:16 +01:00
2019-12-03 08:44:14 -05:00
2019-02-19 16:58:23 -05:00
2019-11-17 17:23:20 +08:00
2019-11-17 17:23:20 +08:00
2019-10-24 13:01:57 +03:00
2019-04-17 14:34:45 +05:30
2019-07-29 00:09:19 +02:00