Eugeniy Paltsev 075cbae163 ARC: HSDK: CGU: Update AXI, TUN, ARC clock options
Update default AXI, TUN, ARC clock set options:
instead of changing only IDIV divider settings adjust also domain PLL
settings.

Add support of TUN_ROM and TUN_PWM clocks (subclocks of TUNN_PLL)

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
2018-01-19 17:59:35 +03:00
..
2016-11-28 20:09:48 -05:00
2017-05-18 11:24:33 +02:00
2017-07-11 12:13:46 +02:00
2017-03-14 20:40:21 -04:00
2017-03-14 20:40:21 -04:00
2017-04-21 09:23:27 +02:00