Venkatesh Yadav Abbarapu bfa3f147e1 spi: cadence_qspi: Set tshsl_ns to at least one sclk_ns
tshsl_ns is the clock delay for chip select deassert. This is the delay in
master reference clocks for the length that the master mode chip select
outputs are de-asserted between transactions.

The minimum delay is always SCLK period to ensure the chip select is never
re-asserted within one SCLK period.

That is why tshsl_ns delay should be at least one sclk_ns value. If it is
less than sclk_ns, set it equal to sclk_ns.

Signed-off-by: Ashok Reddy Soma <ashok.reddy.soma@amd.com>
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@amd.com>
Link: https://lore.kernel.org/r/20250702065717.3871435-1-venkatesh.abbarapu@amd.com
Signed-off-by: Michal Simek <michal.simek@amd.com>
2025-07-08 15:01:25 +02:00
..
2025-04-11 12:16:44 -06:00
2025-04-11 12:16:44 -06:00
2025-05-03 16:55:32 -03:00
2025-06-24 07:54:51 -06:00
2025-06-02 17:26:16 -06:00
2025-04-11 12:16:44 -06:00
2025-04-11 12:16:44 -06:00
2025-06-23 16:15:23 -06:00
2025-04-11 12:16:44 -06:00
2025-06-25 13:42:04 -06:00
2025-05-29 18:35:49 -06:00
2025-04-11 12:16:44 -06:00
2025-04-11 12:16:44 -06:00