Yann Gautier be1872982e mmc: stm32_sdmmc2: add dual data rate support
To support dual data rate with STM32 sdmmc2 driver, the dedicated bit
(DDR - BIT(18)) needs to be set in the CLKRC register. Clock bypass
(no divider) is not allowed in this case. This is required for the
eMMC DDR modes.

Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com>
2022-10-24 18:01:59 +09:00
..
2022-07-27 15:19:09 +09:00
2022-09-25 08:30:05 -06:00
2022-01-19 18:11:34 +01:00
2022-01-19 18:11:34 +01:00
2022-09-25 08:30:05 -06:00
2021-10-01 12:10:09 -04:00
2022-01-19 18:11:34 +01:00