mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-11-04 02:11:25 +01:00 
			
		
		
		
	BCH8_ECC scheme implemented in omap_gpmc.c driver has following favours +-----------------------------------+-----------------+-----------------+ |ECC Scheme | ECC Calculation | Error Detection | +-----------------------------------+-----------------+-----------------+ |OMAP_ECC_BCH8_CODE_HW |GPMC |ELM H/W engine | |OMAP_ECC_BCH8_CODE_HW_DETECTION_SW |GPMC |S/W BCH library | +-----------------------------------+-----------------+-----------------+ Current implementation limits the BCH8_CODE_HW only for AM33xx device family. (using CONFIG_AM33XX). However, other SoC families (like TI81xx) also have ELM hardware module, and can support ECC error detection using ELM. This patch - removes CONFIG_AM33xx Thus this driver can be reused by all devices having ELM h/w engine. - adds omap_select_ecc_scheme() A common function to handle ecc-scheme related configurations. This can be used both during device-probe and via user-space u-boot commads to change ecc-scheme. During device probe ecc-scheme is selected based on CONFIG_NAND_OMAP_ELM or CONFIG_NAND_OMAP_BCH8 - enables CONFIG_BCH S/W library (lib/bch.c) required by OMAP_ECC_BCHx_CODE_HW_DETECTION_SW is enabled by CONFIG_BCH. - enables CONFIG_SYS_NAND_ONFI_DETECTION for auto-detection of ONFI compliant NAND devices - updates following README doc doc/README.nand board/ti/am335x/README doc/README.omap3 Signed-off-by: Pekon Gupta <pekon@ti.com> [scottwood@freescale.com: fixed unused variable warning] Signed-off-by: Scott Wood <scottwood@freescale.com>
		
			
				
	
	
		
			88 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			88 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * (C) Copyright 2004-2008 Texas Instruments, <www.ti.com>
 | 
						|
 * Rohit Choraria <rohitkc@ti.com>
 | 
						|
 *
 | 
						|
 * (C) Copyright 2013 Andreas Bießmann <andreas.devel@googlemail.com>
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
#ifndef __ASM_OMAP_GPMC_H
 | 
						|
#define __ASM_OMAP_GPMC_H
 | 
						|
 | 
						|
#include <asm/arch/omap_gpmc.h>
 | 
						|
 | 
						|
#define GPMC_BUF_EMPTY	0
 | 
						|
#define GPMC_BUF_FULL	1
 | 
						|
 | 
						|
#define ECCCLEAR	(0x1 << 8)
 | 
						|
#define ECCRESULTREG1	(0x1 << 0)
 | 
						|
#define ECCSIZE512BYTE	0xFF
 | 
						|
#define ECCSIZE1	(ECCSIZE512BYTE << 22)
 | 
						|
#define ECCSIZE0	(ECCSIZE512BYTE << 12)
 | 
						|
#define ECCSIZE0SEL	(0x000 << 0)
 | 
						|
 | 
						|
/* Generic ECC Layouts */
 | 
						|
/* Large Page x8 NAND device Layout */
 | 
						|
#ifdef GPMC_NAND_ECC_LP_x8_LAYOUT
 | 
						|
#define GPMC_NAND_HW_ECC_LAYOUT {\
 | 
						|
	.eccbytes = 12,\
 | 
						|
	.eccpos = {1, 2, 3, 4, 5, 6, 7, 8,\
 | 
						|
		9, 10, 11, 12},\
 | 
						|
	.oobfree = {\
 | 
						|
		{.offset = 13,\
 | 
						|
		 .length = 51 } } \
 | 
						|
}
 | 
						|
#endif
 | 
						|
 | 
						|
/* Large Page x16 NAND device Layout */
 | 
						|
#ifdef GPMC_NAND_ECC_LP_x16_LAYOUT
 | 
						|
#define GPMC_NAND_HW_ECC_LAYOUT {\
 | 
						|
	.eccbytes = 12,\
 | 
						|
	.eccpos = {2, 3, 4, 5, 6, 7, 8, 9,\
 | 
						|
		10, 11, 12, 13},\
 | 
						|
	.oobfree = {\
 | 
						|
		{.offset = 14,\
 | 
						|
		 .length = 50 } } \
 | 
						|
}
 | 
						|
#endif
 | 
						|
 | 
						|
/* Small Page x8 NAND device Layout */
 | 
						|
#ifdef GPMC_NAND_ECC_SP_x8_LAYOUT
 | 
						|
#define GPMC_NAND_HW_ECC_LAYOUT {\
 | 
						|
	.eccbytes = 3,\
 | 
						|
	.eccpos = {1, 2, 3},\
 | 
						|
	.oobfree = {\
 | 
						|
		{.offset = 4,\
 | 
						|
		 .length = 12 } } \
 | 
						|
}
 | 
						|
#endif
 | 
						|
 | 
						|
/* Small Page x16 NAND device Layout */
 | 
						|
#ifdef GPMC_NAND_ECC_SP_x16_LAYOUT
 | 
						|
#define GPMC_NAND_HW_ECC_LAYOUT {\
 | 
						|
	.eccbytes = 3,\
 | 
						|
	.eccpos = {2, 3, 4},\
 | 
						|
	.oobfree = {\
 | 
						|
		{.offset = 5,\
 | 
						|
		 .length = 11 } } \
 | 
						|
}
 | 
						|
#endif
 | 
						|
 | 
						|
enum omap_ecc {
 | 
						|
	/* 1-bit  ECC calculation by Software, Error detection by Software */
 | 
						|
	OMAP_ECC_HAM1_CODE_SW = 1, /* avoid un-initialized int can be 0x0 */
 | 
						|
	/* 1-bit  ECC calculation by GPMC, Error detection by Software */
 | 
						|
	/* ECC layout compatible to legacy ROMCODE. */
 | 
						|
	OMAP_ECC_HAM1_CODE_HW,
 | 
						|
	/* 4-bit  ECC calculation by GPMC, Error detection by Software */
 | 
						|
	OMAP_ECC_BCH4_CODE_HW_DETECTION_SW,
 | 
						|
	/* 4-bit  ECC calculation by GPMC, Error detection by ELM */
 | 
						|
	OMAP_ECC_BCH4_CODE_HW,
 | 
						|
	/* 8-bit  ECC calculation by GPMC, Error detection by Software */
 | 
						|
	OMAP_ECC_BCH8_CODE_HW_DETECTION_SW,
 | 
						|
	/* 8-bit  ECC calculation by GPMC, Error detection by ELM */
 | 
						|
	OMAP_ECC_BCH8_CODE_HW,
 | 
						|
};
 | 
						|
 | 
						|
#endif /* __ASM_OMAP_GPMC_H */
 |