Wolfgang Denk b38dbd4622 Fix bug in [id]cache_status commands for MPC85xx processors;
should look at LSB of L1CSRn registers to determine if L1 cache is
enabled, not the MSB.
Patch by Murray Jensen, 19 Jul 2005
2006-03-13 00:46:05 +01:00
..
2006-03-11 23:07:09 +01:00
2005-09-25 02:00:47 +02:00
2006-03-12 02:55:22 +01:00
2005-04-03 17:23:39 +00:00
2005-10-04 23:10:28 +02:00
2005-10-04 23:10:28 +02:00
2005-10-13 16:45:02 +02:00
2005-10-28 22:30:33 +02:00
2004-05-19 21:33:14 +00:00
2005-10-04 23:10:28 +02:00
2005-10-04 23:10:28 +02:00