Simon Glass
b1350636e6
x86: coreboot: Look for DBG2 UART in SPL too
...
If coreboot does not set up sysinfo for the UART, SPL currently hangs.
Use the DBG2 technique there as well. This allows coreboot64 to boot from
coreboot even if the console info is missing from sysinfo
Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
2023-09-22 06:03:46 +08:00
..
2022-06-06 18:01:21 -04:00
2022-06-06 18:01:21 -04:00
2021-12-27 16:20:18 -05:00
2022-12-23 10:15:13 -05:00
2018-05-07 09:34:12 -04:00
2023-09-22 06:03:46 +08:00
2023-05-21 16:54:41 +02:00
2023-01-20 12:27:24 -05:00
2022-10-30 20:07:17 +01:00
2022-06-06 18:01:21 -04:00
2023-01-02 16:01:40 -05:00
2023-02-10 07:41:41 -05:00
2023-02-10 07:41:41 -05:00
2022-06-06 18:01:21 -04:00
2023-05-11 10:25:29 +08:00
2020-12-13 16:51:09 -07:00
2021-12-31 06:45:01 +01:00
2022-02-10 11:18:12 +08:00
2021-01-05 12:24:40 -07:00
2022-06-06 18:01:21 -04:00
2023-01-02 16:01:40 -05:00
2021-02-02 15:33:42 -05:00
2023-06-07 10:09:20 +02:00
2023-05-05 07:26:53 +02:00
2023-05-02 14:23:59 -04:00
2021-09-30 08:08:56 -04:00
2022-09-18 10:26:33 +02:00
2023-08-03 09:40:49 -04:00
2023-01-02 16:01:40 -05:00
2023-01-30 23:23:02 +01:00
2023-05-21 16:54:41 +02:00
2022-05-05 09:28:47 -04:00
2022-12-05 16:06:07 -05:00
2022-02-09 12:30:13 -07:00
2022-09-18 10:26:33 +02:00
2022-09-18 10:26:33 +02:00
2023-01-20 12:27:24 -05:00
2020-12-13 16:51:09 -07:00
2022-06-06 18:01:21 -04:00
2022-12-23 10:15:13 -05:00
2023-07-11 14:40:04 +02:00
2022-04-18 11:25:13 +08:00
2023-01-02 16:06:08 -05:00
2023-01-27 14:32:55 -05:00
2021-10-07 16:08:23 +08:00
2022-06-06 18:01:21 -04:00
2023-04-07 17:13:28 +02:00
2023-04-07 17:13:28 +02:00
2022-09-18 10:26:33 +02:00
2021-09-30 08:08:56 -04:00
2023-08-16 15:38:23 +02:00
2023-06-16 11:29:29 +02:00
2020-12-13 08:00:25 -07:00
2021-09-30 08:08:56 -04:00
2022-06-06 18:01:21 -04:00
2023-05-06 17:28:18 +08:00
2023-09-14 10:42:25 -04:00
2023-09-14 10:42:25 -04:00
2023-01-20 12:27:24 -05:00
2023-01-20 12:27:24 -05:00