mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-10-26 14:01:50 +01:00
37835d4ba8
To sets up lcd and mipi clock in EXYNOS display driver, added clock interface. Signed-off-by: Donghwa Lee <dh09.lee@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> Signed-off-by: Inki Dae <inki.dae@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
41 lines
1.2 KiB
C
41 lines
1.2 KiB
C
/*
|
|
* (C) Copyright 2010 Samsung Electronics
|
|
* Minkyu Kang <mk7.kang@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*
|
|
*/
|
|
|
|
#ifndef __ASM_ARM_ARCH_CLK_H_
|
|
#define __ASM_ARM_ARCH_CLK_H_
|
|
|
|
#define APLL 0
|
|
#define MPLL 1
|
|
#define EPLL 2
|
|
#define HPLL 3
|
|
#define VPLL 4
|
|
|
|
unsigned long get_pll_clk(int pllreg);
|
|
unsigned long get_arm_clk(void);
|
|
unsigned long get_pwm_clk(void);
|
|
unsigned long get_uart_clk(int dev_index);
|
|
void set_mmc_clk(int dev_index, unsigned int div);
|
|
unsigned long get_lcd_clk(void);
|
|
void set_lcd_clk(void);
|
|
void set_mipi_clk(void);
|
|
|
|
#endif
|