Nicolas Ferre aeaef07c51 ARM: dts: sama7g5ek: fix TXC pin configuration
TXC line is directly connected from the SoC to the KSZ9131 PHY. There
is a transient state on this signal, before configuring it to RGMII,
which leads to packet transmit being blocked.
Keeping a pull-up when muxing this pin as function A (G0_TXCK) fixes
the issue.

Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
2021-01-07 09:44:16 +02:00
..
2020-01-23 07:29:58 -05:00
2020-08-24 14:11:31 -04:00
2020-08-24 14:11:31 -04:00
2020-08-24 14:11:31 -04:00
2020-10-22 09:54:54 -04:00
2020-10-27 08:01:36 +01:00