mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-12-24 10:52:13 +01:00
b546189a4b
Add initial device trees for Renesas R-Car X5H R8A78000 SoC. Include very basic clock, reset, power domain headers which are used to control supported peripherals via SCMI / SCP. The headers are currently kept limited to avoid possible ABI break. A lot of clock are still stubbed via fixed-clock, this is going to be gradually removed over time, as more of the platform is upstreamed. Signed-off-by: Hai Pham <hai.pham.ud@renesas.com> Signed-off-by: Khanh Le <khanh.le.xr@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
34 lines
947 B
C
34 lines
947 B
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (C) 2025 Renesas Electronics Corp.
|
|
*
|
|
* IDs match SCP 4.27
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_R8A78000_SCMI_RESET_H__
|
|
#define __DT_BINDINGS_R8A78000_SCMI_RESET_H__
|
|
|
|
/*
|
|
* These definition indices match the Reset ID defined by SCP FW 4.27.
|
|
*/
|
|
|
|
#define SCP_RESET_DOMAIN_ID_UFS0 202
|
|
#define SCP_RESET_DOMAIN_ID_UFS1 203
|
|
|
|
#define SCP_RESET_DOMAIN_ID_XPCS0 316
|
|
#define SCP_RESET_DOMAIN_ID_XPCS1 317
|
|
#define SCP_RESET_DOMAIN_ID_XPCS2 318
|
|
#define SCP_RESET_DOMAIN_ID_XPCS3 319
|
|
#define SCP_RESET_DOMAIN_ID_XPCS4 320
|
|
#define SCP_RESET_DOMAIN_ID_XPCS5 321
|
|
#define SCP_RESET_DOMAIN_ID_XPCS6 322
|
|
#define SCP_RESET_DOMAIN_ID_XPCS7 323
|
|
|
|
#define SCP_RESET_DOMAIN_ID_MPPHY01 344
|
|
#define SCP_RESET_DOMAIN_ID_MPPHY11 345
|
|
#define SCP_RESET_DOMAIN_ID_MPPHY21 346
|
|
#define SCP_RESET_DOMAIN_ID_MPPHY31 347
|
|
#define SCP_RESET_DOMAIN_ID_MPPHY02 348
|
|
|
|
#endif /* __DT_BINDINGS_R8A78000_SCMI_RESET_H__ */
|