mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-11-03 18:01:41 +01:00 
			
		
		
		
	All SoCFPGA platforms (except Cyclone V) are now switching to CONFIG_WDT (driver model for watchdog timer drivers) from CONFIG_HW_WATCHDOG. Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com> Reviewed-by: Ley Foon Tan <ley.foon.tan@intel.com>
		
			
				
	
	
		
			47 lines
		
	
	
		
			597 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			47 lines
		
	
	
		
			597 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
// SPDX-License-Identifier: GPL-2.0+
 | 
						|
/*
 | 
						|
 * U-Boot additions
 | 
						|
 *
 | 
						|
 * Copyright (C) 2019 Intel Corporation <www.intel.com>
 | 
						|
 */
 | 
						|
 | 
						|
#include "socfpga_agilex-u-boot.dtsi"
 | 
						|
 | 
						|
/{
 | 
						|
	aliases {
 | 
						|
		spi0 = &qspi;
 | 
						|
		i2c0 = &i2c1;
 | 
						|
	};
 | 
						|
 | 
						|
	memory {
 | 
						|
		/* 8GB */
 | 
						|
		reg = <0 0x00000000 0 0x80000000>,
 | 
						|
		      <2 0x80000000 1 0x80000000>;
 | 
						|
	};
 | 
						|
};
 | 
						|
 | 
						|
&flash0 {
 | 
						|
	compatible = "jedec,spi-nor";
 | 
						|
	spi-tx-bus-width = <4>;
 | 
						|
	spi-rx-bus-width = <4>;
 | 
						|
	u-boot,dm-pre-reloc;
 | 
						|
};
 | 
						|
 | 
						|
&i2c1 {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&mmc {
 | 
						|
	drvsel = <3>;
 | 
						|
	smplsel = <0>;
 | 
						|
	u-boot,dm-pre-reloc;
 | 
						|
};
 | 
						|
 | 
						|
&qspi {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&watchdog0 {
 | 
						|
	u-boot,dm-pre-reloc;
 | 
						|
};
 |