Xingyu Wu
6c4b50e6de
riscv: dts: jh7110: Add clock source from PLL
Change the PLL clock source from syscrg to sys_syscon child node.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
Reviewed-by: Torsten Duwe <duwe@suse.de>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2023-07-24 13:21:06 +08:00
..
2023-02-17 19:07:48 +08:00
2023-02-17 19:07:48 +08:00
2023-02-14 09:43:26 -07:00
2023-02-17 19:07:48 +08:00
2023-02-14 09:43:26 -07:00
2020-06-04 09:44:09 +08:00
2020-06-04 09:44:08 +08:00
2023-02-14 09:43:26 -07:00
2022-09-06 13:00:41 +08:00
2021-05-31 16:35:54 +08:00
2023-02-14 09:43:26 -07:00
2020-06-04 09:44:09 +08:00
2023-02-14 09:43:26 -07:00
2022-09-06 13:00:41 +08:00
2023-07-12 13:21:40 +08:00
2023-07-12 13:21:40 +08:00
2023-07-24 13:21:06 +08:00
2023-07-24 13:21:06 +08:00
2023-07-24 13:21:06 +08:00
2022-03-15 17:43:11 +08:00
2023-02-14 09:43:26 -07:00
2023-07-12 13:21:41 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-02-14 09:43:26 -07:00
2021-12-23 10:24:39 -05:00
2021-12-23 10:24:39 -05:00
2023-07-12 13:21:41 +08:00
2023-07-12 13:21:41 +08:00
2023-07-12 13:21:41 +08:00