Nishanth Menon 76cff2b108 ARM: DRA74-evm: Use SMA_1 spare register to workaround DP83865 phy on SR2.0
DP83865 ethernet phy used on DRA74x-evm is quirky and the datasheet
provided IODELAY values for standard RGMII phys do not work.

Silicon Revision(SR) 2.0 provides an alternative bit configuration
that allows us to do a "gross adjustment" to launch the data off a
different internal clock edge. Manual IO Delay overrides are still
necessary to fine tune the clock-to-data delays. This is a necessary
workaround for the quirky ethernet Phy we have on the platform.

NOTE: SMA registers are spare "kitchen sink" registers that does
contain bits for other workaround as necessary as well. Hence the
control for the same is introduced in a generic SoC specific, board
generic location.

Signed-off-by: Nishanth Menon <nm@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
2015-08-28 12:33:13 -04:00
..
2015-01-22 10:59:03 +01:00
2015-08-05 08:44:06 -06:00
2014-11-26 11:21:14 -05:00
2015-01-29 13:11:02 +01:00
2015-02-25 08:02:22 +01:00
2015-03-24 10:50:50 -04:00
2015-08-06 10:50:04 -07:00
2015-08-05 21:06:17 -06:00
2015-08-13 13:06:03 -07:00
2015-07-26 12:12:04 +02:00
2015-01-12 09:38:47 -05:00