Anatolij Gustschin a615dfda8c mpc512x: Adjust the DRAM init sequence to the datasheet spec
Do maintain a 200 usecs period of stable power and clock before
asserting the CKE signal and sending commands, have at least 200
DRAM clock cycles pass after initialization before data access.

Signed-off-by: Anatolij Gustschin <agust@denx.de>
2013-03-09 08:23:02 +01:00
..
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-10-04 11:15:02 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2012-10-15 11:53:59 -07:00
2011-02-02 22:36:10 +01:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2012-10-22 14:31:25 -05:00
2010-04-21 23:42:38 +02:00
2012-08-23 12:16:55 -05:00
2012-10-22 14:31:25 -05:00
2013-02-04 09:05:46 -05:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2012-10-23 15:23:26 -05:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-10-04 11:15:02 +02:00
2011-10-05 22:22:16 +02:00
2010-10-04 11:15:02 +02:00
2010-10-04 11:15:02 +02:00
2012-10-15 11:53:59 -07:00
2012-10-15 11:53:59 -07:00
2011-05-12 16:10:51 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2012-12-05 17:30:51 +01:00
2010-04-21 23:42:38 +02:00
2012-12-11 13:17:34 -07:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00