Stefan Roese a2c95a7224 PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performance
AMCC suggested to set the PMU bit to 0 for best performace on
the PPC440 DDR controller.
Please see doc/README.440-DDR-performance for details.
Patch by Stefan Roese, 28 Jul 2006
2006-07-28 18:34:58 +02:00
..
2006-05-10 17:43:20 +02:00
2006-06-14 10:18:39 +02:00
2006-06-10 22:00:40 +02:00
2006-07-21 11:24:47 +02:00
2006-07-12 15:26:01 +02:00