mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-11-04 02:11:25 +01:00
0ae7653128
Relocation code based on a patch by Scott Wood, which is: Signed-off-by: Scott Wood <scottwood@freescale.com> Signed-off-by: David Feng <fenghua@phytium.com.cn>
112 lines
2.6 KiB
C
112 lines
2.6 KiB
C
/*
|
|
* (C) Copyright 2013
|
|
* David Feng <fenghua@phytium.com.cn>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _ASM_ARMV8_MMU_H_
|
|
#define _ASM_ARMV8_MMU_H_
|
|
|
|
#ifdef __ASSEMBLY__
|
|
#define _AC(X, Y) X
|
|
#else
|
|
#define _AC(X, Y) (X##Y)
|
|
#endif
|
|
|
|
#define UL(x) _AC(x, UL)
|
|
|
|
/***************************************************************/
|
|
/*
|
|
* The following definitions are related each other, shoud be
|
|
* calculated specifically.
|
|
*/
|
|
#define VA_BITS (42) /* 42 bits virtual address */
|
|
|
|
/* PAGE_SHIFT determines the page size */
|
|
#undef PAGE_SIZE
|
|
#define PAGE_SHIFT 16
|
|
#define PAGE_SIZE (1 << PAGE_SHIFT)
|
|
#define PAGE_MASK (~(PAGE_SIZE-1))
|
|
|
|
/*
|
|
* section address mask and size definitions.
|
|
*/
|
|
#define SECTION_SHIFT 29
|
|
#define SECTION_SIZE (UL(1) << SECTION_SHIFT)
|
|
#define SECTION_MASK (~(SECTION_SIZE-1))
|
|
/***************************************************************/
|
|
|
|
/*
|
|
* Memory types
|
|
*/
|
|
#define MT_DEVICE_NGNRNE 0
|
|
#define MT_DEVICE_NGNRE 1
|
|
#define MT_DEVICE_GRE 2
|
|
#define MT_NORMAL_NC 3
|
|
#define MT_NORMAL 4
|
|
|
|
#define MEMORY_ATTRIBUTES ((0x00 << (MT_DEVICE_NGNRNE*8)) | \
|
|
(0x04 << (MT_DEVICE_NGNRE*8)) | \
|
|
(0x0c << (MT_DEVICE_GRE*8)) | \
|
|
(0x44 << (MT_NORMAL_NC*8)) | \
|
|
(UL(0xff) << (MT_NORMAL*8)))
|
|
|
|
/*
|
|
* Hardware page table definitions.
|
|
*
|
|
* Level 2 descriptor (PMD).
|
|
*/
|
|
#define PMD_TYPE_MASK (3 << 0)
|
|
#define PMD_TYPE_FAULT (0 << 0)
|
|
#define PMD_TYPE_TABLE (3 << 0)
|
|
#define PMD_TYPE_SECT (1 << 0)
|
|
|
|
/*
|
|
* Section
|
|
*/
|
|
#define PMD_SECT_S (3 << 8)
|
|
#define PMD_SECT_AF (1 << 10)
|
|
#define PMD_SECT_NG (1 << 11)
|
|
#define PMD_SECT_PXN (UL(1) << 53)
|
|
#define PMD_SECT_UXN (UL(1) << 54)
|
|
|
|
/*
|
|
* AttrIndx[2:0]
|
|
*/
|
|
#define PMD_ATTRINDX(t) ((t) << 2)
|
|
#define PMD_ATTRINDX_MASK (7 << 2)
|
|
|
|
/*
|
|
* TCR flags.
|
|
*/
|
|
#define TCR_T0SZ(x) ((64 - (x)) << 0)
|
|
#define TCR_IRGN_NC (0 << 8)
|
|
#define TCR_IRGN_WBWA (1 << 8)
|
|
#define TCR_IRGN_WT (2 << 8)
|
|
#define TCR_IRGN_WBNWA (3 << 8)
|
|
#define TCR_IRGN_MASK (3 << 8)
|
|
#define TCR_ORGN_NC (0 << 10)
|
|
#define TCR_ORGN_WBWA (1 << 10)
|
|
#define TCR_ORGN_WT (2 << 10)
|
|
#define TCR_ORGN_WBNWA (3 << 10)
|
|
#define TCR_ORGN_MASK (3 << 10)
|
|
#define TCR_SHARED_NON (0 << 12)
|
|
#define TCR_SHARED_OUTER (1 << 12)
|
|
#define TCR_SHARED_INNER (2 << 12)
|
|
#define TCR_TG0_4K (0 << 14)
|
|
#define TCR_TG0_64K (1 << 14)
|
|
#define TCR_TG0_16K (2 << 14)
|
|
#define TCR_EL1_IPS_BITS (UL(3) << 32) /* 42 bits physical address */
|
|
#define TCR_EL2_IPS_BITS (3 << 16) /* 42 bits physical address */
|
|
#define TCR_EL3_IPS_BITS (3 << 16) /* 42 bits physical address */
|
|
|
|
/* PTWs cacheable, inner/outer WBWA and non-shareable */
|
|
#define TCR_FLAGS (TCR_TG0_64K | \
|
|
TCR_SHARED_NON | \
|
|
TCR_ORGN_WBWA | \
|
|
TCR_IRGN_WBWA | \
|
|
TCR_T0SZ(VA_BITS))
|
|
|
|
#endif /* _ASM_ARMV8_MMU_H_ */
|