Stefan Herbrechtsmeier
a259243e9d
net: zynq: Don't overwrite gem_rclk_ctrl with default value
...
The gem[0-1]_rclk_ctrl registers control the source of the rx clock,
control and data signals and configure via ps7_init function. Don't
overwrite the register with the default value.
Signed-off-by: Stefan Herbrechtsmeier <stefan.herbrechtsmeier@weidmueller.com>
Reviewed-by: Joe Hershberger <joe.hershberger@ni.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2017-02-17 10:22:46 +01:00
..
2017-01-04 19:40:20 -05:00
2017-01-31 09:25:21 -08:00
2016-11-21 09:20:32 -08:00
2017-02-09 11:56:35 -05:00
2016-10-06 20:57:40 -04:00
2017-02-08 06:12:14 -07:00
2017-02-08 06:12:14 -07:00
2016-12-27 11:24:17 -05:00
2016-12-27 11:24:17 -05:00
2016-08-15 15:26:33 -05:00
2016-10-23 18:33:18 -04:00
2016-08-15 15:29:03 -05:00
2016-08-15 15:29:03 -05:00
2016-08-15 15:29:03 -05:00
2016-08-15 15:29:03 -05:00
2017-02-08 16:24:44 -05:00
2017-02-08 06:12:14 -07:00
2016-08-22 14:21:20 -05:00
2017-02-09 11:56:35 -05:00
2017-01-11 20:23:50 -07:00
2016-11-07 11:28:15 -06:00
2016-12-04 13:55:01 -05:00
2016-08-15 15:26:33 -05:00
2016-08-15 15:26:33 -05:00
2016-08-15 15:29:03 -05:00
2017-02-09 11:56:35 -05:00
2016-12-16 17:15:27 +01:00
2016-08-15 15:26:33 -05:00
2016-09-23 17:55:42 -04:00
2016-09-23 17:55:42 -04:00
2017-02-08 06:12:14 -07:00
2017-02-07 11:05:03 -06:00
2017-02-08 06:12:14 -07:00
2016-09-23 17:55:42 -04:00
2017-02-09 11:56:35 -05:00
2017-01-11 20:23:50 -07:00
2016-08-15 15:26:33 -05:00
2016-08-15 15:29:03 -05:00
2016-08-15 15:26:33 -05:00
2016-08-15 15:26:33 -05:00
2016-11-07 11:28:16 -06:00
2017-02-08 06:12:14 -07:00
2017-02-08 06:12:14 -07:00
2016-09-21 15:04:32 +02:00
2017-02-08 06:12:14 -07:00
2016-12-04 13:55:01 -05:00
2017-02-08 06:12:14 -07:00
2017-02-08 06:12:14 -07:00
2016-09-23 17:55:42 -04:00
2016-08-15 15:29:03 -05:00
2017-02-08 06:12:14 -07:00
2017-02-08 06:12:14 -07:00
2016-09-23 17:55:42 -04:00
2017-02-08 06:12:14 -07:00
2017-02-08 06:12:14 -07:00
2017-02-17 10:22:46 +01:00