Dario Binacchi 767ca6d682 clk: stm32f: fix setting of LCD clock
Set pllsaidivr only if the PLLSAIR output frequency is an exact multiple
of the pixel clock rate. Otherwise, we search through all combinations
of pllsaidivr * pllsair and use the one which gives the rate closest to
requested one.

Fixes: 5e993508cb25 ("clk: clk_stm32f: Add set_rate for LTDC clock")
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
2023-12-15 15:03:18 +01:00
..
2023-03-06 17:03:56 -05:00
2023-12-13 10:03:46 -03:00
2021-01-30 14:25:41 -07:00
2022-01-18 12:48:17 -05:00
2023-11-02 11:30:18 +01:00
2022-03-30 13:02:55 -04:00
2022-02-25 01:41:04 -05:00