mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-08-24 16:11:27 +02:00
2d67a095dc
Driver for Cadence EDAC DDR controller, as found in the Renesas RZ/N1. Signed-off-by: Ralph Siemsen <ralph.siemsen@linaro.org> Reviewed-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
13 lines
346 B
Plaintext
13 lines
346 B
Plaintext
if RAM || SPL_RAM
|
|
|
|
config CADENCE_DDR_CTRL
|
|
bool "Enable Cadence DDR controller"
|
|
depends on DM
|
|
help
|
|
Enable support for Cadence DDR controller, as found on
|
|
the Renesas RZ/N1 SoC. This controller has a large number
|
|
of registers which need to be programmed, mostly using values
|
|
obtained from Denali SOMA files via a TCL script.
|
|
|
|
endif
|