Tom Rini 6d7dacf726 Xilinx changes for v2020.07-rc2
mmc:
 - Fix dt property handling via generic function
 
 clk:
 - Fix versal watchdog clock setting
 
 nand:
 - Fix zynq nand command comparison
 
 xilinx:
 - Enable ubifs
 - Sync board_late_init configurations with initrd_high setup
 - Make custom distro boot more verbose
 
 zynq:
 - Kconfig alignments
 - Fix nand cse configuration
 
 zynqmp:
 - Fix zcu104 low level qspi configuration
 - Small DT updates
 -----BEGIN PGP SIGNATURE-----
 
 iF0EABECAB0WIQQbPNTMvXmYlBPRwx7KSWXLKUoMIQUCXqp9yAAKCRDKSWXLKUoM
 IXiuAKCLjBKGQ+o+BkJMvjbydF1JgFdXpwCffFPRe6dTkPsLZhpzW/YQMrjidtg=
 =CQTb
 -----END PGP SIGNATURE-----

Merge tag 'xilinx-for-v2020.07-rc2' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze

Xilinx changes for v2020.07-rc2

mmc:
- Fix dt property handling via generic function

clk:
- Fix versal watchdog clock setting

nand:
- Fix zynq nand command comparison

xilinx:
- Enable ubifs
- Sync board_late_init configurations with initrd_high setup
- Make custom distro boot more verbose

zynq:
- Kconfig alignments
- Fix nand cse configuration

zynqmp:
- Fix zcu104 low level qspi configuration
- Small DT updates

Signed-off-by: Tom Rini <trini@konsulko.com>
2020-04-30 11:34:01 -04:00
..
2019-10-11 10:09:16 -04:00
2020-01-23 07:29:58 -05:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-06-11 13:41:24 -04:00
2020-01-07 10:26:56 +01:00
2019-11-05 10:27:18 +01:00
2019-11-05 10:27:18 +01:00
2020-01-08 13:20:09 +01:00
2019-11-03 17:04:16 +01:00
2019-11-17 17:23:20 +08:00
2020-03-26 22:58:46 +08:00
2019-10-24 13:01:57 +03:00
2019-04-17 14:34:45 +05:30
2019-07-29 00:09:19 +02:00